



PTO/SB/08A (08-03)

Substitute for form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Sheet 1 of 1

Complete If Known	
Application Number	10/699,241
Filing Date	October 30, 2003
First Named Inventor	Michael Schlansker
Art Unit	2825
Examiner Name	Thuan V. Do
Attorney Docket Number	200300183-1

U. S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

**Examiner
Signature**

Alvarado

Date
Considered

10-28-2005

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 608. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.



MAY 16 2005

PTO/SB/08A (08-03)

Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

Substitute for form 1449/PTO		Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT <i>(Use as many sheets as necessary)</i>		Application Number	10/699,241
		Filing Date	October 30, 2003
		First Named Inventor	Michael Schlansker
		Art Unit	2825
		Examiner Name	Thuan V. Do
Sheet	1	of	1
		Attorney Docket Number	200300183-1

U. S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

**Examiner
Signature**

Mundos

Date
Considered

10-28-2005

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 (1-800-786-9199) and select option 2.

PATENT APPLICATION

Sheet 1 of 4

FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)		ATTY. DOCKET NO. 200300183-1	APPLICATION NO.	CONFIRMATION NO.
		APPLICANT Schlansker et al.		
		FILING DATE 2825	GROUP	

REFERENCE DESIGNATION U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE	NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear
TD	1A	6,204,690	Mar. 20, 2001	Young et al.	
TD	1B	6,243,851	Jun. 5, 2001	Hwang et al.	
TD	1C	6,292,022	Sep. 18, 2001	Young et al.	
TD	1D	6,553,395	Apr 22, 2003	Marshall et al.	
TD	1E	6,353,841	Mar. 5, 2003	Marshall et al.	
	1F				
	1G				
	1H				
	1I				
	1J				
	1K				

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	PUBLICATION DATE	NAME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Check if Translation attached
	1L					
	1M					
	1N					
	1O					
	1P					

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

TD	1Q	V. Kathail, et al., PICO (Program In, Chip-Out): Automatically Designing Custom Computers, IEEE Computer, September 2002, 35(9), pp. 39-47.
TD	1R	S. C. Goldstein, et al., PipeRench: A Reconfigurable Architecture and Compiler, IEEE Computer, April 2000, 33(4).
TD	1S	S. C. Goldstein, et al., PipeRench: A Coprocessor for Streaming Multimedia Acceleration, In Proceedings of the 26th Annual International Symposium on Computer Architecture, 1999, pp. 28-39.

EXAMINER

Munro

DATE CONSIDERED

10-28-2005

PATENT APPLICATION

Sheet 2 of 4

FORM PTO-1448 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)		ATTY. DOCKET NO. 200300183-1	APPLICATION NO.	CONFIRMATION NO.
		APPLICANT Schlansker et al.		
		FILING DATE 	GROUP 2826	

REFERENCE DESIGNATION U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	PUBLICATION DATE	NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear
2A				
2B				
2C				
2D				
2E				
2F				
2G				
2H				
2I				
2J				
2K				

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	PUBLICATION DATE	NAME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Check if Translation attached
2L					
2M					
2N					
2O					
2P					

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

TD	2Q	V. Betz and J. Rose, Effect of the Prefabricated Routing Track Distribution on FPGA Area-Efficiency, IEEE Transactions on VLSI, Sept. 1998, 6(3), pp. 445-456.
TD	2R	Emre Özer, Sanjeev Banerjia, and Thomas M. Conte, Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures, In Proceedings of the 31th Annual International Symposium on Microarchitecture (MICRO-31), Dallas, Texas, 1998, pp. 308-315.
TD	2S	M.C. Papaefthymiou, Understanding Retiming Through Maximum Average-Delay Cycles, Mathematical Systems Theory, 1994, 1(27), pp. 65-84.

EXAMINER



DATE CONSIDERED

10-28-2005

PATENT APPLICATION

Sheet 3 of 4

FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)		ATTY. DOCKET NO. 200300183-1	APPLICATION NO.	CONFIRMATION NO.
		APPLICANT Schlansker et al.		
		FILING DATE <i>[Signature]</i>	GROUP <i>2826</i>	

REFERENCE DESIGNATION U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	PUBLICATION DATE	NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear
3A				
3B				
3C				
3D				
3E				
3F				
3G				
3H				
3I				
3J				
3K				

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	PUBLICATION DATE	NAME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Check if Translation attached
3L					
3M					
3N					
3O					
3P					

OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.)

<i>TD</i>	3Q	J. Babb, R. Tessier, and A. Agarwal, Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators, In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, Los Alamitos, CA 1993, pp. 142-151.
<i>TD</i>	3R	J.S. Rose and S. Brown, Flexibility of Interconnection Structures for Field-Programmable Gate Arrays, IEEE JSSC, March 1991, 26(3), pp. 277-282.
<i>TD</i>	3S	S. Note, et al., Cathedral III: Architecture driven high-level synthesis for high throughput DSP applications, In Proceedings of the 28th ACM/IEEE Design Automation Conference, DAC 91, San Francisco, CA, 1991, pp. 597 - 602.

EXAMINER <i>Murando</i>	DATE CONSIDERED <i>10-28-2005</i>
----------------------------	--------------------------------------

PATENT APPLICATION

Sheet 4 of 4

FORM PTO-1449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)		ATTY. DOCKET NO. 200300183-1	APPLICATION NO.	CONFIRMATION NO.
		APPLICANT Schlanski et al.		
		FILING DATE 	GROUP	2826

REFERENCE DESIGNATION U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	PUBLICATION DATE	NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear
4A				
4B				
4C				
4D				
4E				
4F				
4G				
4H				
4I				
4J				
4K				

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	PUBLICATION DATE	NAME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Check if Translation attached
	4L					
	4M					
	4N					
	4O					
	4P					

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

TD	4Q	Constantine N. ANAGNOSTOPOULOS, Paul P. K. LEE, Application-Specific Integrated Circuits, The Electronics Handbook, pp. 731-748, CRC Press, Boca Raton FL, 1996.
TD	4R	Bradley K. FAWCETT, Software Development Tools for Field Programmable Gate Array Devices, The Electronics Handbook, pp. 784-793, CRC Press, Boca Raton FL, 1996.
	4S	

EXAMINER 	DATE CONSIDERED 10-28-2005
---	-------------------------------